

FIG. 1






FIG. 2



10047375.014402




FIG. 5






FIG. 7

10047375-011402

20110526Z001  
 10047375.014401

BTS Configuration in first phase 2+2+2, expansion reserved for 4+4+4 config.										
TS	Bits used in timeslots									
	1	2	3	4	5	6	7	8		
0	Link management									
1	TCH		TCH		TCH		TCH		TRX1	Sector 1
2	TCH		TCH		TCH		TCH			
3	TCH		TCH		TCH		TCH			
4	TCH		TCH		TCH		TCH			
5	TCH		TCH		TCH		TCH		TRX3	Sector 2
6	TCH		TCH		TCH		TCH			
7	TCH		TCH		TCH		TCH			
8	TCH		TCH		TCH		TCH			
9	TCH		TCH		TCH		TCH		TRX5	Sector 3
10	TCH		TCH		TCH		TCH			
11	TCH		TCH		TCH		TCH			
12	TCH		TCH		TCH		TCH			
13	TCH		TCH		TCH		TCH		TRX7	Sector 1
14	TCH		TCH		TCH		TCH			
15	TCH		TCH		TCH		TCH			
16	TCH		TCH		TCH		TCH			
17	TCH		TCH		TCH		TCH		TRX9	Sector 2
18	TCH		TCH		TCH		TCH			
19	TCH		TCH		TCH		TCH			
20	TCH		TCH		TCH		TCH			
21	TCH		TCH		TCH		TCH		TRX11	Sector 3
22	TCH		TCH		TCH		TCH			
23	TCH		TCH		TCH		TCH			
24	TCH		TCH		TCH		TCH			
25	TRXSIG1		BCFSIG		TRXSIG2					BTS a
26	TRXSIG3				TRXSIG4					
27	TRXSIG5				TRXSIG6					
28	TRXSIG7				TRXSIG8					
29	TRXSIG9				TRXSIG10					
30	TRXSIG11				TRXSIG12					
31	Loop controlling									
reserved capacity for future needs										

FIG. 6



10047375.014402




FIG. 10

10047375.011402